DS05-10142-4E

### **MEMORY**

# CMOS 4 M × 1 BIT FAST PAGE MODE DRAM

# MB814100A-60/-70/-80

CMOS 4,194,304 × 1 bit Fast Page Mode Dynamic RAM

#### **■** DESCRIPTION

The Fujitsu MB814100A is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a  $\times 1$  configuration. The MB814100A features a "fast page" mode of operation whereby high-speed random access of up to 2,048-bits of data within the same row can be selected. The MB814100A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814100A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814100A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814100A are not critical and all inputs are TTL compatible.

#### ■ PRODUCT LINE & FEATURES

	Parameter	MB814100A-60	MB814100A-80			
RAS Access Tir	ne	60 ns max.	60 ns max. 70 ns max.			
CAS Access Tir	ne	15 ns max.	15 ns max. 20 ns max. 20 ns n			
Address Access	Time	30 ns max. 35 ns max.		40 ns max.		
Randam Cycle	Γime	110 ns min. 125 ns min. 140				
Fast Page Mode	Cycle Time	40 ns min.	45 ns min.	45 ns min.		
Low Power	Operating current	605 mW max.	605 mW max. 550 mW max.			
Dissipation	Standby current	11 mW max. (TTL level) / 5.5 mW max. (CMOS level)				

- 4,194,304 words ×1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output areTTL compatible
- 1024 refresh cycles every16.4 ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	−1 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	−1 to +7	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	_	50	mA
Storage Temperature	Тѕтс	-55 to +125	°C


**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **■ PACKAGE**



### **Package and Ordering Information**

- 26-pin plastic (300 mil) SOJ, order as MB814100A-xxPJN
- 20-pin plastic ZIP, order as MB814100A-xxPZ
- 26-pin plastic (300 mil) TSOP, with normal bend leads, order as MB814100A-xxPFTN
- 26-pin plastic (300 mil) TSOP, with reverse bend leads, order as MB814100A-xxPFTN




### **■ CAPACITANCE**

(TA=25°C, F=1 MHZ)

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, A <sub>0</sub> to A <sub>10</sub> , D <sub>IN</sub>	C <sub>IN1</sub>	_	5	pF
Input Capacitance, RAS, CAS, WE	C <sub>IN2</sub>	_	7	pF
Input Capacitance, Dоит	Соит	_	7	pF

#### **■ PIN ASSIGNMENT AND DESCRIPTION**



#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage	4	Vcc	4.5	5.0	5.5	V	
Supply voltage	1	Vss	0	0	0		
Input High Voltage, all inputs	1	ViH	2.4	_	6.5	V	0°C to +70°C
Input Low Voltage, all inputs	1	VıL	-2.0	_	0.8	V	

#### **■ FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Twenty-two input bits are required to decode any one of 4,194,304 cell addresses in the memory <u>matrix</u>. Since only eleven address bits ( $A_0$ - $A_{10}$ ) are available, the column and row inputs are separately strobed by RAS and CAS as shown in Figure 5. First, eleven row address bits are applied on pins  $A_0$ -through- $A_{10}$  and latched with the row address strobe (RAS) then, eleven column address bits are applied and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after transfer (min.)+ tr is automatically treated as the column address.

#### **WRITE ENABLE**

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

#### **DATA INPUT**

Input data is written <u>into memory</u> in either of two basic ways--an early write cycle and a read-modify-write cycle. The falling edge of <u>WE</u> or <u>CAS</u>, whichever is later, serves as the input data-<u>latch</u> strobe. In <u>an</u> early write cycle, the input data is strobed by <u>CAS</u> and the setup/hold times are referenced to <u>CAS</u> because <u>WE</u> goes Low before <u>CAS</u>. In a delayed write or a read-modify-write cycle, <u>WE</u> goes Low after <u>CAS</u>; thus, input data is strobed by <u>WE</u> and all setup/hold times are referenced to the write-enable signal.

#### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac: from the falling edge of RAS when trcd (max.) is satisfied.

tcac: from the falling edge of CAS when tRCD is greater than tRCD (max.).

taa: from column address input when trad is greater than trad (max.).

The data remains valid until either  $\overline{CAS}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 2,048-bits can be accessed and, when multiple MB 814100s are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

### **■ DC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.) Note 3

Parameter Notes		Symbol	Symbol Conditions		Values		
Parameter	notes	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output High Voltage	1	Vон	Iон = −5 mA	2.4	_	_	V
Output Low Voltage	1	Vol	IoL = 4.2 mA	_	_	0.4	V
Input Leakage Current	Use Leakage Current (Any input)  II(L)  0 V≤VIN≤5.5 V; 4.5 V≤Vcc≤5.5 V; Vss =0 V; All other pins not under test = 0 V		-10	_	10	μА	
Output Leakage Curre	nt	l <sub>O(L)</sub>	0 V≤Vоυт≤5.5 V; Data out disabled	-10	_	10	
Operating current	MB814100A-60			_	_	110	
(Average Power	MB814100A-70	Icc1	RAS & CAS cycling; trc = min.			100	mA
Supply Current) 2	MB814100A-80					90	
Standby Current	TTL Level		RAS = CAS = VIH			2.0	mA
(Power Supply Current)	CMOS level	Icc2	$\overline{RAS} = \overline{CAS} \ge Vcc -0.2 V$	_		1.0	
Refresh Current #1	MB814100A-60			_		110	mA
(Average Power	MB814100A-70	Іссз	$\overline{CAS} = V_{IH}$ , $\overline{RAS}$ cycling; $t_{RC} = min$ .		_	100	
Supply Current) 2	MB814100A-80					90	
FootDogoModoCurrent	MB814100A-60		<del></del>			55	
FastPageModeCurrent	MB814100A-70	Icc4	RAS =V <sub>IL</sub> , CAS cycling; t <sub>RC</sub> = min.	_	_	50	mA
	MB814100A-80					45	
Refresh Current #2	MB814100A-60		RAS cycling;			90	mA
(Average Power	MB814100A-70	Icc5	CAS-before-RAS;		_	80	
Supply Current) 2	MB814100A-80		trc = min.			70	

### **■ AC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Nia	Barrara Maria	Considerati	MB814	100A-60	MB814100A-70		MB814100A-80		11
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh	<b>t</b> REF	_	16.4	_	16.4	_	16.4	ms
2	Random Read/Write Cycle Time	<b>t</b> RC	110	_	125	_	140	_	ns
3	Read-Modify-WriteCycle Time	<b>t</b> rwc	130	_	150	_	165	_	ns
4	Access Time from RAS 6,9	<b>t</b> RAC	_	60	_	70	_	80	ns
5	Access Time from CAS 7,9	tcac	_	15	_	20	_	20	ns
6	Column Address Access Time  8,9	<b>t</b> AA	_	30	_	35	_	40	ns
7	Output Hold Time	tон	0	_	0	_	0	_	ns
8	Output Buffer Turn On Delay Time	ton	0	_	0	_	0	_	ns
9	Output Buffer Turn off Delay Time	toff	_	15	_	15	_	20	ns
10	Transition Time	tτ	2	50	2	50	2	50	ns
11	RAS Precharge Time	<b>t</b> RP	40	_	45	_	50	_	ns
12	RAS Pulse Width	<b>t</b> ras	60	100000	70	100000	80	100000	ns
13	RAS Hold Time	<b>t</b> RSH	15	_	20	_	20	_	ns
14	CAS to RAS Precharge Time	<b>t</b> CRP	5	_	5	_	5	_	ns
15	RAS to CAS Delay Time 11,12	<b>t</b> RCD	20	45	20	50	20	60	ns
16	CAS Pulse Width	<b>t</b> cas	15	_	20	_	20	_	ns
17	CAS Hold Time	<b>t</b> csH	60	_	70	_	80		ns
18	CAS Precharge Time (Normal)	<b>t</b> CPN	10	_	10	_	10	_	ns
19	Row Address Set Up Time	<b>t</b> asr	0	_	0	_	0	_	ns
20	Row Address Hold Time	<b>t</b> rah	10	_	10	_	10	_	ns
21	Column Address Set Up Time	tasc	0	_	0	_	0	_	ns
22	Column Address Hold Time	<b>t</b> CAH	12	_	12	_	15	_	ns
23	RAS to Column Address Delay Time	<b>t</b> rad	15	30	15	35	15	40	ns
24	Column Address to RAS Lead Time	<b>t</b> RAL	30	_	35	_	40	_	ns
25	Column Address to CAS Lead time	<b>t</b> CAL	30	_	35	_	40	_	ns
26	Read Command Set Up Time	trcs	0	_	0	_	0	_	ns
27	Read Command Hold Time Referenced to RAS	<b>t</b> rrh	0	_	0	_	0	_	ns


### ■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No	Doromotor Notes	Symbol	MB814100A-60		MB814100A-70		MB814	l lmi4	
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
28	Read Command Hold Time Referenced to CAS	<b>t</b> RCH	0	_	0	_	0	_	ns
29	Write Command Set Up Time	twcs	0	_	0	_	0	_	ns
30	Write Command Hold Time	<b>t</b> wcH	10	_	10	_	12	_	ns
31	WE Pulse Width	twp	10	_	10	_	12	_	ns
32	Write Command to RAS Lead Time	<b>t</b> RWL	15	_	20	_	20	_	ns
33	Write Command to CAS Lead Time	<b>t</b> cwL	15	_	18	_	20	_	ns
34	DIN set Up Time	<b>t</b> DS	0	_	0	_	0	_	ns
35	DIN Hold Time	<b>t</b> DH	10	_	10	_	12	_	ns
36	RAS to WE Delay Time 15	<b>t</b> RWD	60	_	70	_	80	_	ns
37	CAS to WE Delay Time 15	tcwd	15	_	20	_	20	_	ns
38	Column Address to WE Delay Time	tawd	30	_	35	_	40	_	ns
39	RAS Precharge time to CAS Active Time (Refresh cycles)	<b>t</b> RPC	0	_	0	_	0	_	ns
40	CAS Set Up Time for CAS-before- RAS Refresh	tcsr	0	_	0	_	0	_	ns
41	CAS Hold Time for CAS-before- RAS Refresh	<b>t</b> chr	10	_	10	_	12	_	ns
42	WE Set Up Time from RAS 18	twsr	0	_	0	_	0	_	ns
43	WE Hold Time from RAS 18	<b>t</b> whr	10	_	10	_	10	_	ns
51	Fast Page Mode Read/Write Cycle Time	<b>t</b> PC	40	_	45	_	45	_	ns
52	Fast Page Mode Read-Modify-Write Cycle Time	<b>t</b> PRWC	60	_	68	_	70	_	ns
53	Access Time from CAS Precharge	<b>t</b> CPA	_	35	_	40	_	40	ns
54	Fast Page Mode CAS Precharge Time	<b>t</b> CP	10	_	10	_	10	_	ns
55	Fast Page Mode RAS Pulse width	<b>t</b> rasp	_	200000	_	200000	_	200000	ns
56	Fast Page Mode RAS Hold Time from CAS Precharge	<b>t</b> rhcp	35	_	40	_	40	_	ns
57	Fast Page Mode CAS Precharge to WE Delay Time	<b>t</b> CPWD	35	_	40	_	40	_	ns

#### Notes: 1. Referenced to Vss

- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
  - lcc depends on the number of address change as  $\overline{RAS} = V_{\parallel}$  and  $\overline{CAS} = V_{\parallel}$ .
  - Icc1, Icc3 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .
  - Icc4 is specified at one time of address change during one Page Cycle.
- 3. An Initial pause (RAS=CAS=V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume  $t_T = 5$  ns.
- 5. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.).
- 6. Assumes that tRCD ≤ tRCD (max.), tRAD ≤ tRAD (max.). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If  $trcd \ge trcd$  (max.),  $trad \ge trad$ (max.), and  $tasc \ge taa$  tcac  $t\tau$ , access time is tcac.
- 8. If trad ≥ trad (max.) and tasc ≤ taa- tcac tr, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff is specified that output buffer change to high impedance state.
- 11. Operation within the trcd (max.) limit ensures that trac (max.) can be met. trcd (max.) is specified as a reference point only; if trcd is greater than the specified trcd (max.) limit, access time is controlled exclusively by trac or track.
- 12.  $t_{RCD}$  (min.) =  $t_{RAH}$  (min.) +  $2t_{T}$  +  $t_{ASC}$  (min.).
- 13. Operation within the trad (max.) limit ensures that trac (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access time is controlled exclusively by trac or trad.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twos, tcwb, tcwb and tawb are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twos≥t wos (min.), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If tcwb≥tcwb (min.), trwb≥trwb (min.), and tawb≥tawb(min.), the cycle is a read modify-write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be exected by satisfying trwb, tcwb, tcab and trab specifications.
- 16. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- 17. Assumes that CAS-before- RAS refresh.
- 18. Assumes that Test mode function.





### **■ FUNCTIONAL TRUTH TABLE**


Operation Mode	Clock Input		Addre	Address Input		Data		Note	
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	Valid	Valid	_	Valid	Yes *1	trcs≥ trcs (min.)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	twcs ≥ twcs (min.)
Read-Modify- Write Cycle	L	L	H→L	Valid	Valid	X→ Valid	Valid	Yes *1	tcwo≥ tcwo (min.)
RAS-only Refresh Cycle	L	Н	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	_	_	_	High-Z	Yes	tcsr≥ tcsr (min.)
Hidden Refresh Cycle	H→L	L	Н	_	_	_	Valid	Yes	Previous data is kept
Test mode set cycle (CBR)	L	L	L	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min.) twsr ≥ twsr (min.)
Test mode set cycle (Hidden)	H→L	L	L	_	_	_	Valid	Yes	csr ≥ tcsr (min.) twsr ≥ twsr (min.)


Note : X : "H" or "L"

<sup>\*1:</sup> It is impossible in Fast Page Mode.












#### DESCRIPTION

The fast page mode read cycle is executed after normal cycle with holding  $\overline{RAS}$  "L", applying column address and  $\overline{CAS}$ , and keeping  $\overline{WE}$  "H". Once an address is selected normally using the  $\overline{RAS}$  and  $\overline{CAS}$ , other addresses in the same row can be selected by only changing the column address and applying the  $\overline{CAS}$ . During fast page mode, the access time is tcac, taa, or tcpa, whichever occurs later. Any of the 2048 bits belonging to each row can be accessed.










The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 1024 row address must be refreshed every 16.4 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB814100A has three types of refresh modes, RAS-only refresh, CAS-before-RAS refresh, and Hidden refresh.


The  $\overline{RAS}$  only refresh is executed by keeping  $\overline{RAS}$  "L" and  $\overline{CAS}$  "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of  $\overline{RAS}$ . During  $\overline{RAS}$ -only refresh, the Dout pin is kept in a high impedance state.





The hidden refresh is executed by keeping  $\overline{\text{CAS}}$  "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the  $\overline{\text{CAS}}$  is kept low continuously from previous cycle, followed refresh cycle should be  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh. WE must be held "H" for the specified set up time (twsr) before  $\overline{\text{RAS}}$  goes "L" for the secound time in order not to enter "test mode" to be specified later.





**DESCRIPTION** 

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the functionality of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh circuitry. If, after a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.  $\overline{\text{CAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits  $A_0$  through  $A_{10}$  are defined by the on-chip refresh counter. Column Address: Bits  $A_0$  through  $A_{10}$  are defined by latching levels on  $A_0$ - $A_0$  at the second falling edge of  $\overline{\text{CAS}}$ .

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

Na	Barrantan		MB814	100A-60	MB8141	100A-70	MB8141	100A-80	11
No.	Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	<b>t</b> FCAC	_	50	_	55		60	ns
90	Column Address Hold	<b>t</b> FCAH	30	_	30	_	35	_	ns
92	CAS to WE Delay	tfcwd	50	_	55	_	60	_	ns
93	CAS Puls width	trcas	50	_	55	_	60	_	ns
94	RAS Hold Time	<b>t</b> FRSH	50	_	55	_	60	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.


#### **■ PACKAGE DIMENTIONS**

(Suffix: -PJN)




### **■ PACKAGE DIMENSIONS (Continued)**

(Suffix: -PZ)




### **■ PACKAGE DIMENSIONS (Continued)**

(Suffix: -PFTN)



### **■ PACKAGE DIMENSIONS (Continued)**

(Suffix: -PFTR)



## **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3753 Fax: (044) 754-3329

### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554

Tel: 336-1600 Fax: 336-1609 All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

#### F9607

© FUJITSU LIMITED Printed in Japan