

## MEMORY

**CMOS 4 M × 1 BIT  
FAST PAGE MODE DRAM****MB814100A-60/-70/-80****CMOS 4,194,304 × 1 bit Fast Page Mode Dynamic RAM****DESCRIPTION**

The Fujitsu MB814100A is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a ×1 configuration. The MB814100A features a "fast page" mode of operation whereby high-speed random access of up to 2,048-bits of data within the same row can be selected. The MB814100A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814100A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814100A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814100A are not critical and all inputs are TTL compatible.

**PRODUCT LINE & FEATURES**

Parameter		MB814100A-60	MB814100A-70	MB814100A-80
RAS Access Time		60 ns max.	70 ns max.	80 ns max.
CAS Access Time		15 ns max.	20 ns max.	20 ns max.
Address Access Time		30 ns max.	35 ns max.	40 ns max.
Random Cycle Time		110 ns min.	125 ns min.	140 ns min.
Fast Page Mode Cycle Time		40 ns min.	45 ns min.	45 ns min.
Low Power Dissipation	Operating current	605 mW max.	550 mW max.	495 mW max.
	Standby current	11 mW max. (TTL level) / 5.5 mW max. (CMOS level)		

- 4,194,304 words ×1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 1024 refresh cycles every 16.4 ms
- Common I/O capability by using early write
- $\overline{\text{RAS}}$  only,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ , or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


# MB814100A-60/MB814100A-70/MB814100A-80

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 to +7	V
Voltage of $V_{CC}$ supply relative to $V_{SS}$	$V_{CC}$	-1 to +7	V
Power Dissipation	$P_D$	1.0	W
Short Circuit Output Current	—	50	mA
Storage Temperature	$T_{STG}$	-55 to +125	°C

**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ■ PACKAGE




### Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB814100A-xxPJN
- 20-pin plastic ZIP, order as MB814100A-xxPZ
- 26-pin plastic (300 mil) TSOP, with normal bend leads, order as MB814100A-xxPFTN
- 26-pin plastic (300 mil) TSOP, with reverse bend leads, order as MB814100A-xxPFTN

# MB814100A-60/MB814100A-70/MB814100A-80

Fig. 1 - MB814100A DYNAMIC RAM - BLOCK DIAGRAM



## ■ CAPACITANCE


(T<sub>A</sub>=25°C, F=1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, A <sub>0</sub> to A <sub>10</sub> , D <sub>IN</sub>	C <sub>IN1</sub>	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>IN2</sub>	—	7	pF
Input Capacitance, D <sub>OUT</sub>	C <sub>OUT</sub>	—	7	pF


# MB814100A-60/MB814100A-70/MB814100A-80

## ■ PIN ASSIGNMENT AND DESCRIPTION


26-Pin SOJ:  
(Top View)




26-Pin FPT:  
(Top View)



20-Pin ZIP:  
(Top View)



<Reverse Bend : FPT-26P-M02>



Designator	Function
$D_{IN}$	Data Input.
$D_{OUT}$	Data Output.
$\overline{WE}$	Write Enable.
$\overline{RAS}$	Row Address Strobe.
N.C.	No Connection.
$A_0$ to $A_{10}$	Address Inputs.
$V_{CC}$	+5 volt Power Supply.
$\overline{CAS}$	Column Address Strobe.
$V_{SS}$	Circuit Ground.

# MB814100A-60/MB814100A-70/MB814100A-80

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit	Ambient Operating Temp
Supply Voltage	1	$V_{CC}$	4.5	5.0	5.5	V	0°C to +70°C
		$V_{SS}$	0	0	0		
Input High Voltage, all inputs	1	$V_{IH}$	2.4	—	6.5	V	
Input Low Voltage, all inputs	1	$V_{IL}$	-2.0	—	0.8	V	

## ■ FUNCTIONAL OPERATION

### ADDRESS INPUTS

Twenty-two input bits are required to decode any one of 4,194,304 cell addresses in the memory matrix. Since only eleven address bits ( $A_0$ - $A_{10}$ ) are available, the column and row inputs are separately strobed by  $\overline{RAS}$  and  $\overline{CAS}$  as shown in Figure 5. First, eleven row address bits are applied on pins  $A_0$ -through- $A_{10}$  and latched with the row address strobe ( $\overline{RAS}$ ) then, eleven column address bits are applied and latched with the column address strobe ( $\overline{CAS}$ ). Both row and column addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}$  (min.)+  $t_r$  is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### DATA INPUT

Input data is written into memory in either of two basic ways--an early write cycle and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- $t_{RAC}$  : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max.) is satisfied.
- $t_{CAC}$  : from the falling edge of  $\overline{CAS}$  when  $t_{RCD}$  is greater than  $t_{RCD}$  (max.).
- $t_{AA}$  : from column address input when  $t_{RAD}$  is greater than  $t_{RAD}$  (max.).

The data remains valid until either  $\overline{CAS}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

### FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 2,048-bits can be accessed and, when multiple MB 814100s are used,  $\overline{CAS}$  is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

# MB814100A-60/MB814100A-70/MB814100A-80

## ■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Note 3

Parameter	Notes	Symbol	Conditions	Values			Unit
				Min.	Typ.	Max.	
Output High Voltage	1	$V_{OH}$	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output Low Voltage	1	$V_{OL}$	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	
Input Leakage Current (Any input)		$I_{I(L)}$	$0 \text{ V} \leq V_{IN} \leq 5.5 \text{ V};$ $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V};$ $V_{SS} = 0 \text{ V};$ All other pins not under test = 0 V	-10	—	10	$\mu\text{A}$
Output Leakage Current		$I_{O(L)}$	$0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V};$ Data out disabled	-10	—	10	
Operating current (Average Power Supply Current) 2	MB814100A-60	$I_{CC1}$	$\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ cycling; $t_{RC} = \text{min.}$	—	—	110	mA
	MB814100A-70					100	
	MB814100A-80					90	
Standby Current (Power Supply Current)	TTL Level	$I_{CC2}$	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$	—	—	2.0	mA
	CMOS level		$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$			1.0	
Refresh Current #1 (Average Power Supply Current) 2	MB814100A-60	$I_{CC3}$	$\overline{\text{CAS}} = V_{IH}, \overline{\text{RAS}}$ cycling; $t_{RC} = \text{min.}$	—	—	110	mA
	MB814100A-70					100	
	MB814100A-80					90	
FastPageModeCurrent 2	MB814100A-60	$I_{CC4}$	$\overline{\text{RAS}} = V_{IL}, \overline{\text{CAS}}$ cycling; $t_{RC} = \text{min.}$	—	—	55	mA
	MB814100A-70					50	
	MB814100A-80					45	
Refresh Current #2 (Average Power Supply Current) 2	MB814100A-60	$I_{CC5}$	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before-RAS; $t_{RC} = \text{min.}$	—	—	90	mA
	MB814100A-70					80	
	MB814100A-80					70	

# MB814100A-60/MB814100A-70/MB814100A-80

## ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB814100A-60		MB814100A-70		MB814100A-80		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Time Between Refresh		t <sub>REF</sub>	—	16.4	—	16.4	—	16.4	ms
2	Random Read/Write Cycle Time		t <sub>RC</sub>	110	—	125	—	140	—	ns
3	Read-Modify-Write Cycle Time		t <sub>RWC</sub>	130	—	150	—	165	—	ns
4	Access Time from $\overline{\text{RAS}}$	6,9	t <sub>RAC</sub>	—	60	—	70	—	80	ns
5	Access Time from $\overline{\text{CAS}}$	7,9	t <sub>CAC</sub>	—	15	—	20	—	20	ns
6	Column Address Access Time	8,9	t <sub>AA</sub>	—	30	—	35	—	40	ns
7	Output Hold Time		t <sub>OH</sub>	0	—	0	—	0	—	ns
8	Output Buffer Turn On Delay Time		t <sub>ON</sub>	0	—	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	10	t <sub>OFF</sub>	—	15	—	15	—	20	ns
10	Transition Time		t <sub>T</sub>	2	50	2	50	2	50	ns
11	$\overline{\text{RAS}}$ Precharge Time		t <sub>RP</sub>	40	—	45	—	50	—	ns
12	$\overline{\text{RAS}}$ Pulse Width		t <sub>RAS</sub>	60	100000	70	100000	80	100000	ns
13	$\overline{\text{RAS}}$ Hold Time		t <sub>RSH</sub>	15	—	20	—	20	—	ns
14	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time		t <sub>CRP</sub>	5	—	5	—	5	—	ns
15	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	11,12	t <sub>RCD</sub>	20	45	20	50	20	60	ns
16	$\overline{\text{CAS}}$ Pulse Width		t <sub>CAS</sub>	15	—	20	—	20	—	ns
17	$\overline{\text{CAS}}$ Hold Time		t <sub>CSH</sub>	60	—	70	—	80	—	ns
18	$\overline{\text{CAS}}$ Precharge Time (Normal)	17	t <sub>CPN</sub>	10	—	10	—	10	—	ns
19	Row Address Set Up Time		t <sub>ASR</sub>	0	—	0	—	0	—	ns
20	Row Address Hold Time		t <sub>RAH</sub>	10	—	10	—	10	—	ns
21	Column Address Set Up Time		t <sub>ASC</sub>	0	—	0	—	0	—	ns
22	Column Address Hold Time		t <sub>CAH</sub>	12	—	12	—	15	—	ns
23	$\overline{\text{RAS}}$ to Column Address Delay Time	13	t <sub>RAD</sub>	15	30	15	35	15	40	ns
24	Column Address to $\overline{\text{RAS}}$ Lead Time		t <sub>RAL</sub>	30	—	35	—	40	—	ns
25	Column Address to $\overline{\text{CAS}}$ Lead time		t <sub>CAL</sub>	30	—	35	—	40	—	ns
26	Read Command Set Up Time		t <sub>RCS</sub>	0	—	0	—	0	—	ns
27	Read Command Hold Time Referenced to RAS	14	t <sub>RRH</sub>	0	—	0	—	0	—	ns

# MB814100A-60/MB814100A-70/MB814100A-80

## ■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


No.	Parameter	Notes	Symbol	MB814100A-60		MB814100A-70		MB814100A-80		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
28	Read Command Hold Time Referenced to CAS	14	t <sub>RCH</sub>	0	—	0	—	0	—	ns
29	Write Command Set Up Time	15	t <sub>WCS</sub>	0	—	0	—	0	—	ns
30	Write Command Hold Time		t <sub>WCH</sub>	10	—	10	—	12	—	ns
31	$\overline{\text{WE}}$ Pulse Width		t <sub>WP</sub>	10	—	10	—	12	—	ns
32	Write Command to $\overline{\text{RAS}}$ Lead Time		t <sub>RWL</sub>	15	—	20	—	20	—	ns
33	Write Command to $\overline{\text{CAS}}$ Lead Time		t <sub>CWL</sub>	15	—	18	—	20	—	ns
34	DIN set Up Time		t <sub>DS</sub>	0	—	0	—	0	—	ns
35	DIN Hold Time		t <sub>DH</sub>	10	—	10	—	12	—	ns
36	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	15	t <sub>RWD</sub>	60	—	70	—	80	—	ns
37	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	15	t <sub>CWD</sub>	15	—	20	—	20	—	ns
38	Column Address to $\overline{\text{WE}}$ Delay Time	15	t <sub>AWD</sub>	30	—	35	—	40	—	ns
39	$\overline{\text{RAS}}$ Precharge time to $\overline{\text{CAS}}$ Active Time (Refresh cycles)		t <sub>RPC</sub>	0	—	0	—	0	—	ns
40	$\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t <sub>CSR</sub>	0	—	0	—	0	—	ns
41	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t <sub>CHR</sub>	10	—	10	—	12	—	ns
42	$\overline{\text{WE}}$ Set Up Time from $\overline{\text{RAS}}$	18	t <sub>WSR</sub>	0	—	0	—	0	—	ns
43	$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$	18	t <sub>WHR</sub>	10	—	10	—	10	—	ns
51	Fast Page Mode Read/Write Cycle Time		t <sub>PC</sub>	40	—	45	—	45	—	ns
52	Fast Page Mode Read-Modify-Write Cycle Time		t <sub>PRWC</sub>	60	—	68	—	70	—	ns
53	Access Time from $\overline{\text{CAS}}$ Precharge	9,16	t <sub>CPA</sub>	—	35	—	40	—	40	ns
54	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time		t <sub>CP</sub>	10	—	10	—	10	—	ns
55	Fast Page Mode $\overline{\text{RAS}}$ Pulse width		t <sub>RASP</sub>	—	200000	—	200000	—	200000	ns
56	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from CAS Precharge		t <sub>RHCP</sub>	35	—	40	—	40	—	ns
57	Fast Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time		t <sub>CPWD</sub>	35	—	40	—	40	—	ns



# MB814100A-60/MB814100A-70/MB814100A-80

- Notes:
1. Referenced to  $V_{SS}$
  2.  $I_{CC}$  depends on the output load conditions and cycle rates; The specified values are obtained with the output open.  
 $I_{CC}$  depends on the number of address change as  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .  
 $I_{CC1}$ ,  $I_{CC3}$  and  $I_{CC5}$  are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .  
 $I_{CC4}$  is specified at one time of address change during one Page Cycle.
  3. An Initial pause ( $\overline{RAS}=\overline{CAS}=V_{IH}$ ) of 200  $\mu s$  is required after power-up followed by any eight  $\overline{RAS}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
  4. AC characteristics assume  $t_T = 5$  ns.
  5.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also transition times are measured between  $V_{IH}$  (min.) and  $V_{IL}$  (max.).
  6. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max.})$ ,  $t_{RAD} \leq t_{RAD}(\text{max.})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will be increased by the amount that  $t_{RCD}$  exceeds the value shown. Refer to Fig. 2 and 3.
  7. If  $t_{RCD} \geq t_{RCD}(\text{max.})$ ,  $t_{RAD} \geq t_{RAD}(\text{max.})$ , and  $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$ , access time is  $t_{CAC}$ .
  8. If  $t_{RAD} \geq t_{RAD}(\text{max.})$  and  $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$ , access time is  $t_{AA}$ .
  9. Measured with a load equivalent to two TTL loads and 100 pF.
  10.  $t_{OFF}$  is specified that output buffer change to high impedance state.
  11. Operation within the  $t_{RCD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
  12.  $t_{RCD}(\text{min.}) = t_{RAH}(\text{min.}) + 2t_T + t_{ASC}(\text{min.})$ .
  13. Operation within the  $t_{RAD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
  14. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
  15.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and  $D_{out}$  pin will maintain high impedance state throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min.})$ ,  $t_{RWD} \geq t_{RWD}(\text{min.})$ , and  $t_{AWD} \geq t_{AWD}(\text{min.})$ , the cycle is a read modify-write cycle and data from the selected cell will appear at the  $D_{out}$  pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the  $D_{out}$  pin, and write operation can be executed by satisfying  $t_{RWL}$ ,  $t_{CWL}$ ,  $t_{CAL}$  and  $t_{RAL}$  specifications.
  16.  $t_{CPA}$  is access time from the selection of a new column address (that is caused by changing  $\overline{CAS}$  from "L" to "H"). Therefore, if  $t_{CP}$  is long,  $t_{CPA}$  is longer than  $t_{CPA}(\text{max.})$ .
  17. Assumes that  $\overline{CAS}$ -before-  $\overline{RAS}$  refresh.
  18. Assumes that Test mode function.

# MB814100A-60/MB814100A-70/MB814100A-80



## FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input			Address Input		Data		Refresh	Note
	RAS	CAS	WE	Row	Column	Input	Output		
Standby	H	H	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	Valid	Valid	—	Valid	Yes *1	t <sub>RCS</sub> ≥ t <sub>RCS</sub> (min.)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	t <sub>WCS</sub> ≥ t <sub>WCS</sub> (min.)
Read-Modify-Write Cycle	L	L	H→L	Valid	Valid	X→Valid	Valid	Yes *1	t <sub>CWD</sub> ≥ t <sub>CWD</sub> (min.)
RAS-only Refresh Cycle	L	H	X	Valid	—	—	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	H	—	—	—	High-Z	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min.)
Hidden Refresh Cycle	H→L	L	H	—	—	—	Valid	Yes	Previous data is kept
Test mode set cycle (CBR)	L	L	L	—	—	—	High-Z	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min.) t <sub>WSR</sub> ≥ t <sub>WSR</sub> (min.)
Test mode set cycle (Hidden)	H→L	L	L	—	—	—	Valid	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min.) t <sub>WSR</sub> ≥ t <sub>WSR</sub> (min.)

Note : X : "H" or "L"

\*1: It is impossible in Fast Page Mode.

## MB814100A-60/MB814100A-70/MB814100A-80

Fig. 5 - READ CYCLE




## DESCRIPTION

The read cycle is executed by keeping both  $\overline{RAS}$  and  $\overline{CAS}$  "L" and keeping  $\overline{WE}$  "H" throughout the cycle. The row and column addresses are latched with  $\overline{RAS}$  and  $\overline{CAS}$ , respectively. The data output remains valid with  $\overline{CAS}$  "L", i.e., if  $\overline{CAS}$  goes "H", the data becomes invalid after  $t_{OH}$  is satisfied. The access time is determined by  $\overline{RAS}$  ( $t_{RAC}$ ),  $\overline{CAS}$  ( $t_{CAC}$ ), or Column address input ( $t_{AA}$ ). If  $t_{RCD}$  ( $\overline{RAS}$  to  $\overline{CAS}$  delay time) is greater than the specification, the access time is  $t_{AA}$ .

# MB814100A-60/MB814100A-70/MB814100A-80

Fig. 6 - WRITE CYCLE (Early Write)




■ "H" or "L"

DESCRIPTION

The write cycle is executed by the same manner as read cycle except for the state of  $\overline{WE}$  and  $D_{IN}$  pins. The data on  $D_{IN}$  pin is latched with the later falling edge of  $\overline{CAS}$  or  $\overline{WE}$  and written into memory. In addition, during write cycle,  $t_{RWL}$  and  $t_{RAL}$  must be satisfied with the specifications.

# MB814100A-60/MB814100A-70/MB814100A-80

Fig. 7 - READ WRITE/READ-MODIFY-WRITE CYCLE




**DESCRIPTION**

The read-modify-write cycle is executed by changing  $\overline{\text{WE}}$  from "H" to "L" after the data appears on the  $\text{D}_{\text{OUT}}$  pin. After the current data is read out, modified data can be rewritten into the same address quickly.

# MB814100A-60/MB814100A-70/MB814100A-80


Fig. 8 - FAST PAGE MODE READ CYCLE



**DESCRIPTION**

The fast page mode read cycle is executed after normal cycle with holding  $\overline{RAS}$  "L", applying column address and  $\overline{CAS}$ , and keeping  $\overline{WE}$  "H". Once an address is selected normally using the RAS and  $\overline{CAS}$ , other addresses in the same row can be selected by only changing the column address and applying the  $\overline{CAS}$ . During fast page mode, the access time is  $t_{CAC}$ ,  $t_{AA}$ , or  $t_{CPA}$ , whichever occurs later. Any of the 2048 bits belonging to each row can be accessed.


# MB814100A-60/MB814100A-70/MB814100A-80

**Fig. 9 - FAST PAGE MODE WRITE CYCLE (Early Write)**

**DESCRIPTION**

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of  $\overline{WE}$ . The data on  $D_{IN}$  pin is latched with the falling edge of  $\overline{CAS}$  and written into the memory. During fast page mode write cycle,  $t_{CWL}$  must be satisfied. Any of the 2048 bits belonging to each row can be accessed.

# MB814100A-60/MB814100A-70/MB814100A-80

### Fig. 10 - FAST PAGE MODE READ-MODIFY-WRITE CYCLE





#### DESCRIPTION

During fast page mode, the read-modify-write cycle can be executed by changing  $\overline{WE}$  high to low after the data appears at D<sub>OUT</sub> pin as well as normal cycle. Any of the 2048 bits belonging to each row can be accessed.




## MB814100A-60/MB814100A-70/MB814100A-80

Fig. 11 -  $\overline{\text{RAS}}$ -ONLY REFRESH ( $\overline{\text{WE}}$ ,  $D_{\text{IN}}$ ,  $A_{10} = \text{"H" or "L"}$ )Fig. 12 -  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH ( $A_0$  to  $A_{10}$ ,  $D_{\text{IN}} = \text{"H" or "L"}$ )

## MB814100A-60/MB814100A-70/MB814100A-80

Fig. 13 - HIDDEN REFRESH CYCLE



## DESCRIPTION


■ "H" or "L"

The hidden refresh is executed by keeping  $\overline{\text{CAS}}$  "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the  $\overline{\text{CAS}}$  is kept low continuously from previous cycle, followed refresh cycle should be  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh.

$\overline{\text{WE}}$  must be held "H" for the specified set up time ( $t_{\text{WSR}}$ ) before  $\overline{\text{RAS}}$  goes "L" for the second time in order not to enter "test mode" to be specified later.

# MB814100A-60/MB814100A-70/MB814100A-80

Fig. 14 - TEST MODE SET CYCLE ( $A_0$  to  $A_{10}$ ,  $D_{IN} = "H" \text{ or } "L"$ )



## DESCRIPTION

Test Mode ;

The purpose of this test mode is to reduce device test time to one eighth of that required to test the device conventionally.

The test mode function is entered by performing a  $\overline{WE}$  and  $\overline{CAS}$ -before- $\overline{RAS}$  (WCBR) refresh for the entry cycle.

In the test mode, read and write operations are executed in units of eights bits which are selected by the address combination of  $RA_{10}$ ,  $CA_0$  and  $CA_{10}$ . In the write mode, data at  $D_{IN}$  is written into eight cells simultaneously. In the read mode, eight cells at the selected addresses are read back and checked in the following manner.

When the eight bits are all "L" or all "H", a "H" level is output.


When the eight bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a  $\overline{RAS}$ -only refresh or a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh for the exit cycle.

In test mode operation, the following parameters are delayed approximately 5ns from the specified value in the data sheet.

$t_{RC}$ ,  $t_{RWC}$ ,  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{RAS}$ ,  $t_{CSH}$ ,  $t_{RAL}$ ,  $t_{RWD}$ ,  $t_{AWD}$ ,  $t_{PC}$ ,  $t_{PRWC}$ ,  $t_{CPA}$ ,  $t_{RHC}$ ,  $t_{CPWD}$

## MB814100A-60/MB814100A-70/MB814100A-80

Fig. 15 -  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH COUNTER TEST CYCLE

## DESCRIPTION

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the functionality of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh circuitry. If, after a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle,  $\overline{\text{CAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits  $A_0$  through  $A_{10}$  are defined by the on-chip refresh counter.

Column Address: Bits  $A_0$  through  $A_{10}$  are defined by latching levels on  $A_0$ - $A_9$  at the second falling edge of  $\overline{\text{CAS}}$ .

The  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8  $\overline{\text{RAS}}$  only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)


No.	Parameter	Symbol	MB814100A-60		MB814100A-70		MB814100A-80		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
90	Access Time from $\overline{\text{CAS}}$	$t_{\text{FCAC}}$	—	50	—	55	—	60	ns
90	Column Address Hold	$t_{\text{FCAH}}$	30	—	30	—	35	—	ns
92	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	$t_{\text{FCWD}}$	50	—	55	—	60	—	ns
93	$\overline{\text{CAS}}$ Puls width	$t_{\text{FCAS}}$	50	—	55	—	60	—	ns
94	$\overline{\text{RAS}}$ Hold Time	$t_{\text{FRSH}}$	50	—	55	—	60	—	ns

Note: Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle only.

# MB814100A-60/MB814100A-70/MB814100A-80

## ■ PACKAGE DIMENTIONS


(Suffix: -PJN)



# MB814100A-60/MB814100A-70/MB814100A-80

## ■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PZ)







# MB814100A-60/MB814100A-70/MB814100A-80

## ■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)

### 26-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-26P-M01)



\* : Resin protrusion.(Each side : .006(0.15) MAX.)


©1991 FUJITSU LIMITED F26001S-3C

Dimensions in inches (millimeters)

# MB814100A-60/MB814100A-70/MB814100A-80

## PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTR)





# MB814100A-60/MB814100A-70/MB814100A-80

## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3753  
Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
No. 51 Bras Basah Road,  
Plaza By The Park,  
#06-04 to #06-07  
Singapore 189554  
Tel: 336-1600  
Fax: 336-1609

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

F9607

© FUJITSU LIMITED Printed in Japan